Majeed Ullah
, Prof. Syed Waqar Shah, Dr. Faheem Ali
Multilevel inverters used in medium and high power applications to convert DC power into AC power. We need such inverter which have fewer number of DC sources at input, minimum switching components in the topology and low THD at output voltage waveform. In this paper a single phase 27 level Asymmetrical multilevel inverter (AMLI) topology have presented, The three carrier disposition pulse width modulation (CD-PWM) techniques have used for the proposed 27 level topology, the topology was run in MATLAB/SIMULINK software.
Majeed Ullah Prof. Syed Waqar Shah Dr. Faheem Ali “Multilevel Inverter Topology having Reduced Number of Input DC Sources and Switc International Journal of Engineering Works Vol. 9 Issue 03 PP. 89-99 March 2022. https://doi.org/10.34259/ijew.22.9038999.
[1] P. G. Shewane, S. R. Gaigowal, and B. Rane, “Multicarrier based SPWM modulation for Diode Clamped MLI to reduce CMV and THD,” 2014 Int. Conf. Power, Autom. Commun. INPAC 2014, pp. 50–54, 2014, doi: 10.1109/INPAC.2014.6981134.
[2] S. Khadse, R. Mendole, and A. Pandey, “A 5-Level Single Phase Flying Capacitor Multilevel Inverter,” Int. Res. J. Eng. Technol., vol. 4, no. 2, pp. 348–352, 2017, [Online]. Available: https://irjet.net/archives/V4/i2/IRJET-V4I269.pdf.
[3] P. Kj, G. Jagadanand, R. Ramchand, and K. Biju, “Generalized Charge Balancing Scheme for Symmetrical CHB Multilevel Inverters,” Proc. 2018 IEEE Int. Conf. Power Electron. Drives Energy Syst. PEDES 2018, no. Mli, pp. 0–4, 2018, doi: 10.1109/PEDES.2018.8707512.
[4] P. Palanivel and S. S. Dash, “Multicarrier pulse width modulation methods based three phase cascaded multilevel inverter including over modulation and low modulation indices,” IEEE Reg. 10 Annu. Int. Conf. Proceedings/TENCON, pp. 1–6, 2009, doi: 10.1109/TENCON.2009.5395909.
[5] R. A. Krishna and L. P. Suresh, “A brief review on multi level inverter topologies,” Proc. IEEE Int. Conf. Circuit, Power Comput. Technol. ICCPCT 2016, 2016, doi: 10.1109/ICCPCT.2016.7530373.
[6] A. Maurya and A. Mishra, “A new generalized topology for multilevel inverter with reduced number of DC sources and switches,” 2020 Int. Conf. Emerg. Front. Electr. Electron. Technol. ICEFEET 2020, pp. 0–5, 2020, doi: 10.1109/ICEFEET49149.2020.9187020.
[7] A. A. K. Arani, A. Ghasemi, H. Karami, M. Akhbari, and G. B. Gharehpetian, “Optimal Switching Algorithm for Different Topologies of 15-Level Inverter Using Genetic Algorithm,” 2019 IEEE 5th Conf. Knowl. Based Eng. Innov. KBEI 2019, pp. 352–358, 2019, doi: 10.1109/KBEI.2019.8734966.
[8] K. Rathore and P. Bansal, “A new 15-level asymmetrical multilevel inverter topology with reduced number of devices for different PWM techniques,” 2018 2nd IEEE Int. Conf. Power Electron. Intell. Control Energy Syst. ICPEICES 2018, pp. 355–360, 2018, doi: 10.1109/ICPEICES.2018.8897372.
[9] A. Chappa, S. Gupta, L. K. Sahu, S. P. Gautam, and K. K. Gupta, “Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology,” IEEE J. Emerg. Sel. Top. Power Electron., vol. 9, no. 1, pp. 885–896, 2021, doi: 10.1109/JESTPE.2019.2955279.
[10] S. Debatal, T. Roy, A. Dasgupta, and P. K. Sadhu, “A Novel Structure of Switched Capacitor Multilevel Inverter with Reduced Device Count,” 2018 Natl. Power Eng. Conf. NPEC 2018, pp. 2–7, 2018, doi: 10.1109/NPEC.2018.8476699.
[11] R. Kumar, S. L. Shimi, and S. Kaura, “A Novel Topology of Fifteen Level Multilevel Inverter with Harmonic Elimination Using GASHE,” 2018 Int. Conf. Power Energy, Environ. Intell. Control. PEEIC 2018, pp. 263–267, 2019, doi: 10.1109/PEEIC.2018.8665455.
[12] M. D. Siddique, A. Iqbal, M. A. Memon, and S. Mekhilef, “A new configurable topology for multilevel inverter with reduced switching components,” IEEE Access, vol. 8, pp. 188726–188741, 2020, doi: 10.1109/ACCESS.2020.3030951.
[13] K. V. Kumar and R. Saravana Kumar, “Analysis of Logic Gates for Generation of Switching Sequence in Symmetric and Asymmetric Reduced Switch Multilevel Inverter,” IEEE Access, vol. 7, pp. 97719–97731, 2019, doi: 10.1109/ACCESS.2019.2929836.
